



SINTEF Energy Research

Address: N-7465 Trondheim,
NORWAY
Reception: Sem Sælands vei 11
Telephone: +47 73 59 72 00
Telefax: +47 73 59 72 50

http://www.energy.sintef.no

Enterprise No.:
NO 939 350 675 MVA

PROJECT MEMO

MEMO CONCERNS

Adaptation and testing of a Phase-Locked Loop method

DISTRIBUTION

Nils Arild Ringheim SEfAS
Tormod Kleppa SEfAS
Terje Rogne Stadt Automasjon

AN NO. AN 00.12.34	CLASSIFICATION Unrestricted	REVIEWED BY Kjell Ljøkelsøy
ELECTRONIC FILE CODE 000703mh143323	AUTHOR(S) Magnar Hernes, Bjarne Stavnes	DATE 2000-07-03
PROJECT NO. 12X12702	Magnar.Hernes@energy.sintef.no	NO. OF PAGES 43
DIVISION Power T&D Systems	LOCATION Sem Sælandsv. 11	LOCAL FAX +4773597250

A Phase-Locked Loop (PLL) is a device that makes one signal to follow another one in frequency as well as phase. When a Voltage Source Converter (VSC) is interfaced directly to an AC-network with its AC-side (active front end, STATCOM, PLC, active filter, etc), the control system of the VSC needs a synchronized reference vector as basis for its internal control loop.

This report investigates a PLL-method based on a widely used principal to produce a pure sinusoidal 3-phase output signal, phase-looked to a 3-phase input quantity of the network, e.g. the phase voltages. The basic topology consists of a voltage-controlled oscillator (VCO), a low-pass filter, a PI-regulator and a phase shift meter. The key component is the phase shift meter, which is set up to produce a DC-output for a positive sequence phase shift, and AC-components for all other quantities, including negative sequence components of the input.

The report shows a simplified algorithm for realising the phase shift meter, at least when comparing to what we know from the algorithm implemented in the “Phase Difference” component of the simulation program PSCAD/EMTDC.

The PLL-loop is thoroughly tested by simulations in PSCAD/EMTDC, by applying input signals emulating phase voltages of the AC-network, with varying deterioration (harmonics, dissymmetry, etc).

The final PLL-model makes a basis for the implementation in the control system (micro-controller) of a 20 kW VSC-prototype. The implementation is reported in Project Memo AN 00.12.39.

TABLE OF CONTENTS

		Page
1	DESCRIPTION AND INITIAL ANALYSIS OF THE GENERAL PLL METHOD	4
1.1	The phase difference meter	4
1.2	The low pass filter	5
1.3	The error amplifier	5
1.4	The voltage controlled oscillator	5
1.5	Example cases where the filter parameters are varied.....	5
2	PSCAD/EMTDC MODEL OF PLL TEST CIRCUIT	8
2.1	The Phase Locked Loop	8
2.2	Module for checking internal functions of the “Phase Difference” component ...	9
2.3	3-phase generator for emulating phase voltages	9
3	SIMPLIFICATION OF PHASE DIFFERENCE METER.....	10
3.1	Study of the simplification in MATHCAD	10
3.2	Study of the simplification in PSCAD/EMTDC	11
4	TUNING OF THE PLL AND TESTING BY SIMULATIONS.....	12
4.1	Harmonic distortion.....	12
4.2	Heavy unsymmetry.....	12
4.3	Temporary loss of one phase.....	13
4.4	Complete outage.....	14
4.5	Voltage collapse as result from remote short circuit or load transients	14
4.6	Transient frequency distortion.....	15
4.7	Transient phase distortion.....	15
4.8	Control loop parameters after final tuning	16
	APPENDIX 1: Bode plots for analysis of the PLL control loop	
	APPENDIX 2: PSCAD/EMTDC model of original PLL test circuit, and simulation results	
	APPENDIX 3: Simplification of Phase Difference Meter by help of MATHCAD	
	APPENDIX 4: PSCAD/EMTDC model of modified PLL test circuit, and simulation results	