

A 500-dpi AC Capacitive Hybrid Flip-Chip CMOS ASIC/Sensor Module for Fingerprint, Navigation, and Pointer Detection With On-Chip Data Processing

Ovidiu Vermesan, *Member, IEEE*, Knut H. Riisnæs, Laurent Le Pailleur, Jon B. Nysæther, Mark Bauge, Helge Rustad, Sigmund Clausen, *Member, IEEE*, Lars-Cyril Blystad, *Member, IEEE*, Hanne Grindvoll, Rune Pedersen, Robert Pezzani, and David Kaire

Abstract—A fingerprint detection technology that supports navigation, pointer, and fingerprint acquisition is described. The hybrid system consists of a silicon sensor substrate flip-chipped onto a mixed-signal ASIC. The sensor is linear and the finger is swiped over to scan the fingerprint. The navigation and pointer functions are based on the motion detection of the finger on the substrate sensor. Stroking and tapping the sensor substrate surface with the finger determines movement of the cursor and clicking-like mouse. To achieve 500 dpi fingerprint detection accuracy, separate process optimization for both the ASIC and the sensor substrate gives an alternative solution compared with all other silicon sensor approaches. The ASIC is 18 mm² in 0.25- μ m CMOS and the sensor is 105 mm².

Index Terms—CMOS ac capacitive fingerprint sensors, hybrid biometric system, navigation and pointer functions, intelligent sensors, mixed analog–digital integrated circuits.

I. INTRODUCTION

BIOMETRICS can be defined as the analysis of physiological or behavioral characteristics to verify or identify a person for a particular reason. Each biometric technology has its strengths and limitations. No single biometrics is expected to effectively meet the needs of all the applications. There are around 14 different biometric techniques that are either widely used or under investigation. These techniques include: face, fingerprint, hand geometry, keystroke dynamics, hand vein, iris, retinal pattern, signature, voice print, facial thermograms, odor, DNA, gait, and ear recognition. Among all the biometric technologies, fingerprint sensing is the one that currently has received most researchers' attention, due to its technical capabilities and low-cost solutions.

Manuscript received April 10, 2003; revised June 18, 2003.

O. Vermesan, L.-C. Blystad, and H. Grindvoll are with SINTEF, N-0314 Oslo, Norway (e-mail: Ovidiu.Vermesan@sintef.no).

K. H. Riisnæs is with Thales Communications, N-0609 Oslo, Norway (e-mail: Knut.Riisnas@no.thalesgroup.com).

L. Le Pailleur, M. Bauge, and D. Kaire are with STMicroelectronics, F-38019 Grenoble, France (e-mail: Laurent.Le-Pailleur@st.com).

J. B. Nysæther, S. Clausen, and R. Pedersen are with IDEX ASA, N-1373 Asker, Norway (e-mail: SC@idex.no).

H. Rustad is with SINTEF, N-7465 Trondheim, Norway (e-mail: Helge.Rustad@sintef.no).

R. Pezzani is with STMicroelectronics, F-37071 Tours, France (e-mail: Robert.Pezzani@st.com).

Digital Object Identifier 10.1109/JSSC.2003.819175

A number of CMOS sensor chips for fingerprint identification have been designed. They are matrix two-dimensional (2-D) sensors that require a large silicon area (30 to 225 mm²), which makes it difficult to embed these chips in small devices [1], [2], [5]–[7], [9].

This paper describes a novel hybrid flip-chipped CMOS ASIC/sensor that uses biometric techniques to implement a three-in-one device that supports navigation, pointer, and fingerprint detection with on-chip data processing. The paper is organized as follows. First, a new hybrid sensor is proposed in Section II, together with the principle of operation. In Section III, the architecture of the hybrid system is described, along with details of the circuit implementation and the solutions used to address the systems constraints. The experimental results and the characteristics of the module fabricated using a low-cost passive silicon substrate flip-chipped to the CMOS ASIC are presented in Section IV. Section V draws the conclusions.

II. HYBRID APPROACH

A hybrid module consisting of a silicon sensor substrate, flip-chipped to a high-density small-size mixed-signal CMOS ASIC is presented in this paper.

The architecture integrates three functions: fingerprint, navigation, and pointer detection. During the fingerprint detection mode, the finger is swiped over the module, the fingerprint pattern is detected, and an image of the fingerprint is generated. In the navigation mode, the swipe sensor is used for four-directional navigation (up–down and right–left). The mode is dedicated for character-based displays. In the pointer mode, the swipe sensor is used as a pointing device or mouse. If a user moves a finger across the sensor surface, the velocity and the direction of the finger movement is calculated. This enables the user to move a cursor on a graphical display. In both navigation and pointer modes, it is possible to recognize a finger being tapped onto the sensor surface. Thus, single tapping and/or double tapping can be used for selecting objects and menus.

The module combines linear scanner ac-capacitive fingerprint sensor technology [3] with ASIC and flip-chip technology, and provides both scan-type fingerprint access control and pointer functionality for on-screen point-and-click navigation.




Fig. 1. Hybrid sensor principle of operation.





Fig. 2. Cross section of the module.

The approach uses an optimized solution for these technologies, resulting in a cost-effective module.

The sensor consists of a linear structure of metal plates covered with a thin mechanically strong dielectric layer. Unlike previous designs, the sensor is implemented as a linear scanner, and the ASIC has to process only 256 channels. This approach reduces considerably the ASIC silicon area. The finger is stimulated by an ac signal via the stimulation electrode, and each sensor plate measures the modulated signal, which is proportional to the variable capacitance C_{FS} due to the pattern of ridges and valleys, as presented in Fig. 1. The capacitance is measured as the change in voltage that results when a fixed carrier frequency is modulated by the capacitance variations of the fingerprint pattern. As a user pulls a finger over the module, the sensors in the row measure the capacitance of each contact point of the finger surface with the sensor. Additional sensors are used to detect the speed of the finger movement, and when this single sensor line is sampled many times, a reconstructed image with equal scaling in both axes ($50 \mu\text{m}$) can be constructed. Fig. 2 shows a cross section of the module. The sensor is implemented by using a low-cost, passive silicon substrate. The connections of sensor elements placed on the top side to the back side of the substrate is realized by using miniature holes or microvias with $20\text{-}\mu\text{m}$ diameter and $50\text{-}\mu\text{m}$ pitch. The use of microvias simplify the routing and reduce the number of metal layers used by the sensor substrate. A microvia and the substrate illuminated from the backside in order to see the microvias are shown in Fig. 3.



(a)



(b)

Fig. 3. Substrate with microvias for sensor connections.

The movement of the finger is detected by analyzing the motion of the pattern generated by ridges and valleys on sensor cells implemented for navigation and pointer functions.

III. CHIP ARCHITECTURE

At the architecture level, the partitioning of analog and digital processing is the key to reducing the silicon area and achieving low power consumption. The fingerprint/navigation/pointer ASIC architecture is shown in Fig. 4.

A. Analog Core

The analog module is implemented as a set of channels, each corresponding to one pixel of the sensor. The input signal is generated when the finger establishes a connection between the




Fig. 4. Module architecture.

stimulation electrode and the sensor. The ac signal is a sine wave (65–160 kHz), generated internally.

1) *Stimulation Generator*: The stimulation signal is a digitally synthesized signal with 7-bit resolution (± 50) and 7.2° steps. Phase shifting is used to dynamically find the best sampling operating point. With a nominal 16-MHz system clock, the frequency is selectable as either 80 or 160 kHz. The digitized sine is given a dc offset before being passed through an 8-bit digital-to-analog converter (DAC). The synthesis of the output voltage from individual increments causes a spectrum of harmonics, the amplitude of which is given by the quantization in the time and amplitude axis and may be calculated by Fourier analysis:

$$A_{2m+1} = \frac{4}{\pi} \cdot \frac{1}{2m+1} \cdot \sum_{i=1}^{2n_1-2} (a_i - a_{i-1}) \cdot \cos \left[(2m+1) \cdot \frac{(2i-1)\pi}{2^{2n_1}} \right], \quad m = 0, 1, 2, 3$$

where

- $(2m+1)$ harmonic number;
- (A_{2m+1}) amplitude of the $(2m+1)$ th harmonic;
- n_1 number of bits in the time axis;
- a_1, a_{i-1} amplitude of the i th and $(i-1)$ th increment.

The amplitude of the increments must be calculated separately according to the approximation method. Even harmonics, which are not expected from theory, can be caused by glitches in the DAC and are calculated by Fourier analysis in a similar manner:

$$A_m = \frac{2}{m \cdot \pi} \cdot \left[(a + (-1)^m \cdot b) + 2 \cdot (c + (-1)^m \cdot d) \cdot \cos \frac{m \cdot \pi}{6} \right] \cdot \sin(2 \cdot m \cdot \pi \cdot \delta), \quad m = 1, 2, 3$$

where $a, b, c,$ and d are the amplitudes of the glitches, and $2\delta T$ is the pulsewidth which is assumed to be constant for all transitions from one bit to the succeeding bit. In the case of equal amplitudes $a = b$ and $c = d$, only even harmonics occur, and the equation is reduced to

$$A_m = \frac{2}{m \cdot \pi} \cdot \left[a + 2 \cdot c \cdot \cos \frac{m \cdot \pi}{3} \right] \cdot \sin(4 \cdot m \cdot \pi \cdot \delta), \quad m = 1, 2, 3.$$

The harmonics are filtered by using a second-order low-pass filter (LPF).

Each channel consists of a low-noise amplifier (LNA) and a multiplexer as presented in Fig. 4. The LNA has high input impedance to match the impedance of the finger and reads the low-level electrical signals. The LNA operates at 2.5 V with an open-loop gain of typical 80 dB. A bias circuitry for the LNAs and the processing unit provides the bias currents.

The ASIC design is based on a novel concept of pyramidal multiplexing channels into a common analog bus (N lines), which is fed to an analog-to-digital converter (ADC) via a second multiplexer [4]. The first group of multiplexers (MUXIN) switches input channels synchronous to the start of a cycle period of the sinus generator. The second multiplexer (MUXOUT) selects one envelope at a time and forward it to the ADC, which converts N envelopes to a digital representation within one cycle period. The detection of the envelope of the signal representing the finger impedance is achieved by using phase-sensitive amplifiers (PSAs).

The PSA rejects parasitic signals and extracts the amplitude of the in-phase signal on every channel. By using a sampler-type PSA, the carrier signal is suppressed without using a multiplier and the associated filter. Instead, the modulated signal is sampled when it reaches its peak value. The fundamental of the output will be delayed by one-half cycle of the carrier because of the sampling process of the desired low-frequency signal. Since the signal is held until the next sample, its harmonic content is well reduced or self filtered, due to the aperture effect. By using a sampler-type PSA, an LPF is not required. The PSA is controlled by a strobe signal (PSACL), generated by the digital part. The digital block controls the PSACL phase in order to compensate the phase shifts, so the signal representing the finger impedance is sampled on the maximum amplitude.

2) *Noise Issues*: By using this technique, the signal sampling is modeled as a product of the signal by a train of very narrow unit amplitude pulses. In this case, if we sample with the carrier frequency the amplitude-modulated signal from the finger, we are in fact demodulating it. The trains of pulses (sample signals) have a comb-like frequency spectrum with many spectral windows that are open to noise. The spectrum of the sampled signal thus consists on the replication of signal spectrum at intervals of $1/T$. The noise contributed by the sampler is reduced by considering T as the period of the carrier




Fig. 5. Digital core architecture.

frequency. By doing this, that synchronous sampling is, in fact, a synchronous demodulation with one frequency “window” that will give a dc component that is the output of interest. However, there is a window at frequency zero, and therefore, any low-frequency noise or interference superimposed on the signal will also result in a dc component that will add to the useful output signal. There is no series mode rejection. It is thus very important to place a bandpass filter before the sampler in order to prevent low-frequency noise and interference from entering the sampler.

In order to preserve the signal-to-noise ratio (SNR), we have implemented a bandpass filter formed by the input LNA and the sensor structure to ensure that the signal to be demodulated is filtered before the sampler.


The ASIC incorporates an activation cell that provides an activation signal used by the host device as an interrupt, indicating the point in time when a finger is detected on the sensor surface. When the skin approaches the sensor surface, it modifies the fringing field between the two metal plates facing the finger, reducing the effective impedance at the input of the detection amplifier. The cell ensures power control for operating the active circuit blocks. In the initial state, the sensor is in sleep mode, characterized by low power consumption with the activation cell waiting.

B. Digital Core

Fig. 5 shows a block diagram of the digital part. It is designed as a standard synchronous module, but to reduce power consumption, the clocks in some modules are stopped in some states. If the ASIC is operating as a fingerprint scanner, all sensors are processed. If it is used in pointer or navigation modes, only small subsets of the sensors are used and processed to reduce power and the amount of data delivered to the controlling microprocessor.


The digital module is composed of the following submodules.

- 1) *I2C controller*. The chip is controlled by an external microprocessor through an I2C interface.
- 2) *Main control*. This module contains the main state machine that controls the various operating modes.
- 3) *Sine generation*. This module generates a digital sine for the stimulation signal. The sine samples are stored as a combinatorial table consisting of 50 samples of 7-bit width. By offsetting the start point of the sine generator, the phase of the sine can be adjusted in 7.2° increments. Two frequencies are available, nominal and doubled.



(a)

8 Speed Sensors



(b)

Fig. 6. Module topside micrograph.

- 4) *Scheduler*. This is the timebase that generates all the control signals for the analog module, different for each operating mode.
- 5) *Calibration RAM*. This RAM stores calibration data for each individual sensor (dc offset and scaling factor). The calibration data can either be automatically generated by the chip in calibration mode, or it can be downloaded from the controlling microprocessor over the I2C control interface.
- 6) *Data preprocessing*. This module can operate in several processing modes.
 - In calibration mode, calibration factors for each sensor are calculated and stored in the calibration RAM. First, the dc offsets are obtained as sensor readings without input signal. Then scaling factors are calculated from sensor readings with an internally applied calibration signal. $\langle \text{Scaling factor} \rangle = \langle \text{programmable constant} \rangle / (\langle \text{sensor value} \rangle - \langle \text{dc offset} \rangle)$.
 - In normal operating mode, the following calculation is performed for each individual sensor: $\text{Normalized value} = (\langle \text{sensor value} \rangle - \langle \text{dc offset} \rangle) * \langle \text{scaling factor} \rangle$. Optionally, the full normalization can be switched off and raw sensor readings or dc normalized values (scaling factor = 1) can be delivered.
- 7) *Serial conversion*. The data is delivered serially over a dedicated interface.

IV. EXPERIMENTAL RESULTS

A. Characteristics of the Sensing Circuit

The system accepts various finger conditions including deviations of finger movements over the sensor. Software algorithms




Fig. 7. Module backside micrograph.

take into account these elements in order to achieve high identification accuracy and image enhancement. The sensor substrate and the image/navigation/pointer sensors on the topside of the module are shown in Fig. 6. The backside micrograph of the module with the flip-chipped ASIC/sensor is shown in Fig. 7. Performance is summarized in Table I.

A comparison of different swipe fingerprint sensors available today is presented in Table II.

B. Software Algorithms

The software algorithms for fingerprint recognition, pointer, and navigation are compatible with the processing power of digital baseband processors used in mobile terminal design. Currently, all algorithms are ported to an ARM920 processor. However, in future generations, hardware implementation of real-time processes like the image reconstruction, pointer, and navigation algorithms will reduce the processor impact to a minimum. These three algorithms are the core algorithms of the hybrid module and will be described in more detail below.

1) *Image Reconstruction*: During the acquisition process, the swiping velocity and direction typically will vary from one swipe to the other. This introduces unwanted degrees of freedom into the images like skew, stretching, and compression. These degrees of freedom must be removed prior to authentication and identification.

The purpose of the reconstruction algorithm is simply to remove any distortions in the fingerprint images coming from a varying finger-swiping speed and direction. A correctly reconstructed image will be suitable for any fingerprint recognition algorithm taking into account translational and rotational degrees of freedom (see Table III). A repeatable geometrical reconstruction of the images would imply that all distances within images captured from the same finger do not vary by much. If this is the case, the images can be aligned by translation and rotation only. Almost any fingerprint-matching algorithm relies on this fact, and it is crucial for the biometric performance. To put it simply, the reconstruction algorithm calculates the distance traveled by

TABLE I
PERFORMANCE SUMMARY

Sensor size (external area):	105 mm ²
Sensing area:	3.25 mm ²
CMOS ASIC size:	18 mm ²
Image resolution:	500dpi
Operating voltage:	analog 2.5V, digital 1.5V
ESD resistance:	>15kV
Operating temperature range:	-20 to 70 °C




Fig. 8. Results of reconstructing two images of the same finger. (a) Before reconstruction algorithm. (b) After reconstruction algorithm.

the finger in real time and adds rows to the reconstructed image at every time instant the finger has moved 50 μm , ensuring at least 500-dpi resolution in both the pulling direction and along the sensor line.

Fig. 8 illustrates the purpose of the reconstruction algorithm. Two fingerprint images of the same finger captured by the hybrid device are shown. The figure shows automatic gain and offset normalized images. The two upper images are unscaled, whereas the two lower images are reconstructed. After image reconstruction, the two images can be aligned and compared directly by allowing for translational and rotational degrees of freedom. Image skew, stretching, and compression are removed by the reconstruction algorithm.

2) *Pointer and Navigation*: The fingerprint swipe sensor can be used as a pointing device (as a mouse). If a user moves a finger across the sensor surface, the velocity and the direction of the finger movement is calculated. This enables the user to move a cursor on a graphical display. For character-based displays, the pointer can be used for four-directional navigation (up–down and right–left). The pointer is also able to recognize

TABLE II
SWIPE SENSOR IMPLEMENTATIONS AVAILABLE TODAY

	NTT	Fujitsu MBF300	Authentec AES2500	Atmel FingerChip™	ST SmartFinger®
Fingerprint image	Yes	Yes	Yes	Yes	Yes
Navigation function	No	No	Yes	No	Yes
Pointer function	No	No	No	Yes	Yes
Image resolution (dpi)	508/500	500	500	500	500
Technology	0.25μm CMOS 3M	0.5μm CMOS	0.35μm CMOS	0.8μm CMOS	0.25μm CMOS 5M
Sensing area (mm²)	143.36(11.2x12.8)	21.76 (1.7x12.8)	7.89 (0.81x9.75)	5.6 (0.4x14)	3.25 (0.25x13)
Substrate area (mm²)	-	60.2 (4.3x14)	69 (5x13.8)	239.4 (9x26.6)	105 (7x15)
Silicon area (mm²)	225 (15x15)	29.9 (2.3x13)	30 (3x10)	29,41 (1.7x17.3)	18 (4x4.5)
Measurement method	DC capacitive Array (224x256)	DC capacitive Array Swipe (32x256)	AC capacitive Array Swipe (16x192)	Thermal Array Swipe (8x280)	AC capacitive Linear Swipe (1x256)
Power Supply	2.5V	3.3/5V	2.4/3.6V	3/5.5V	2.5V Analog 1.5V Digital

TABLE III
PROPERTIES OF THE IMAGE RECONSTRUCTION ALGORITHM

Swiping speed range	0-56.6 cm/s
Swiping angle tolerance	±20 °
Processing power	Application dependent

TABLE IV
PROPERTIES OF THE POINTER ALGORITHM

Swiping speed range	0-56.6 cm/s
Resolution	0.2 mm (configurable)
Processing power	Application dependent

a finger being tapped onto the sensor surface. Thus, single tapping and/or double tapping can be used for selecting objects and menus.

The pointer works as a miniaturized touch pad. However, displacement is defined by measuring finger swiping speed and direction instead of position. This is possible by spatio-temporal pattern matching of the signals from the finger. The underlying algorithm is quite similar in nature to the image reconstruction algorithm, but it checks for motion in all directions (see Table IV).

The pointer makes the hybrid approach unique and utilizes a single module for fingerprint recognition and on-screen pointing and navigation. The module eliminates the use of additional buttons and would be of great advantage for small handheld devices like mobile phones and PDAs.



(a)



(b)

Fig. 9. Fingerprint image from image-sensing circuits. (a) Automatic gain and offset normalized image. (b) Binary image with extracted features overlaid.

A fingerprint image captured by the hybrid device is shown in Fig. 9. Fig. 9(a) shows an automatic gain and offset normalized image, while Fig. 9(b) shows a binary image with extracted features overlaid. The extracted features are the minutiae points, which can be stored and used during subsequent matching.

C. Testing and Biometric Benchmarking

The reconstructed images from the hybrid module have been run through a biometric benchmarking test. The measurements were performed on the hybrid module implemented using the first silicon sensor flip-chipped on the ASIC cut 1.0. An Automatic Fingerprint Identification System (AFIS) has been developed for this purpose. The AFIS is minutiae-based and consists




Fig. 10. Biometric benchmarking test of the hybrid module.

of two modules, one for minutiae extraction and one for minutiae matching. The algorithm allows for translational and rotational degrees of freedom. Fig. 10 shows the results from the biometric benchmarking test of the hybrid module. During the benchmarking test, four images of two different fingers from 13 individuals were captured with the hybrid sensor. The images were reconstructed in real time. All 104 images were cross matched (10 816 cross comparisons). The dashed curve shows the false acceptance rate (FAR), and the continuous solid curve shows the false rejection rate (FRR). The equal error rate (EER) = 0% is defined as the level at which the two curves cross and ZeroFar = 0% is defined as the lowest FRR at FAR = 0%. For threshold values less than 30, false acceptances occur. For threshold values between 30 and 70, no false acceptances and no false rejections occur. For threshold values above 70, false rejections are observed. In the demo application for the hybrid module, the threshold value is set to 60.

The tests give only a rough estimate of the true FAR and FRR. The true EER for a larger population is expected to be somewhere between 0 and 0.01%.

V. CONCLUSION

An evolving biometric system based on a novel hybrid module architecture that enables fingerprint navigation and pointer functions to be integrated on a CMOS mixed-signal analog–digital ASIC flip-chip to a silicon substrate has been presented.

The key feature is a new design methodology and architecture and circuit concept for the pyramidal multiplexing of the channels into a common analog bus. When the user swipes the finger on the chip, the fingerprint patterns are detected with an array of capacitive sensors, and a mixed analog–digital circuit detects the motion of the pattern. The information is used for reconstructing the fingerprint pattern or for detecting the direction of movement of the finger across the surface of the sensor.

This enables reducing the silicon area and the analog circuitry considerably. Separate sensor and ASIC optimization paths are used in order to reduce the overall cost of the module.

The sensor substrate plate is covered with a hard film to prevent physical and chemical damage, and thus, robust mechanically strong operation is provided.


The ASIC was implemented using a 0.25- μm double-poly five-metal CMOS. The small size (18 mm²), compared with other implementations (147 mm²) [1], allows future additions of embedded processor on the chip, while keeping the low cost of the module. The proposed architecture enables a hybrid solution (linear ac-capacitive fingerprint silicon sensor substrate, CMOS ASIC and flip-chip) to be implemented on a single module. This architecture provides, for the first time, a system that integrates three functions: fingerprint, navigation, and pointer detection. The experimental results demonstrate the effectiveness of the architecture. When the user swipes his/her finger on the chip, the fingerprint patterns are detected with an array of capacitive sensors, and a mixed analog–digital circuit detects the motion of the pattern.

ACKNOWLEDGMENT

The authors would like to thank J. Ackermann for his contribution and dedication to the project. Special thanks go to A. Heap, E. H. Kristiansen, J. Liabeuf, P. Hervet, L. Jamet, R. Liou, E. Bernier, D. Rochette, and P. Combe for their contribution and encouragement. The authors acknowledge the support of J. Norendal, E. Skyberg, M. Viktil, and J. M. Østby. The authors also would like to thank ST Microelectronics for the fabrication of the hybrid module.

REFERENCES

- [1] K.-H. Lee and E. Yoon, "A 500 dpi capacitive-type CMOS fingerprint sensor with pixel-level adaptive image enhancement scheme," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, vol. 2, Feb. 2002, pp. 282–283.
- [2] J.-W. Lee *et al.*, "A 600-dpi capacitive fingerprint sensor chip and image-synthesis technique," *IEEE J. Solid-State Circuits*, vol. 34, pp. 469–475, Apr. 1999.
- [3] J. Tschudi, "Fingerprint sensor," Int. Patent Applicat. PCT/NO98/00182, June 12, 1998.
- [4] L. Le Pailleur, K. H. Riisnaes, and O. Vermesan, "Multicycle multiplexing and demodulation," Eur. Patent Applicat. 02 291 025.1, Apr. 23, 2002.
- [5] M. Tartagni and R. Guerrieri, "A fingerprint sensor based on the feedback capacitive sensing scheme," *IEEE J. Solid-State Circuits*, vol. 33, pp. 133–142, Jan. 1998.
- [6] D. Inglis *et al.*, "A robust, 1.8 V 250- μW direct-contact 500 dpi fingerprint sensor," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 1998, pp. 284–285.
- [7] J. Lee, D. Min, J. Kim, and W. Kim, "A 600-dpi capacitive fingerprint sensor chip and image-synthesis technique," *IEEE J. Solid-State Circuits*, vol. 34, pp. 469–475, Apr. 1999.
- [8] H. Morimura, S. Shigematsu, and K. Machida, "A novel sensor cell architecture and sensing circuit scheme for capacitive fingerprint sensors," *IEEE J. Solid-State Circuits*, vol. 35, pp. 724–731, May 2000.
- [9] S. Shigematsu, H. Morimura, Y. Tanabe, T. Adachi, and K. Machida, "A single-chip fingerprint sensor and identifier," *IEEE J. Solid-State Circuits*, vol. 34, pp. 1852–1859, Dec. 1999.
- [10] N. Manaresi, R. Rambaldi, M. Tartagni, Z. M. K. Vajna, and R. Guerrieri, "A CMOS-only micro touch pointer," *IEEE J. Solid-State Circuits*, vol. 34, pp. 1860–1868, Dec. 1999.



Ovidiu Vermesan (M'92) was born May 31, 1961. He received the M.S. degree in electronics and telecommunications from the Technical University of Cluj-Napoca, Romania. He holds a Ph.D. degree in electronics and a Master of International Business (MIB) degree from the Norwegian School of Economics and Business Administration (NHH), Bergen, Norway.

In 1996, he joined SINTEF Electronics and Cybernetics, Microelectronics Department, Oslo, Norway, where he is currently a Senior Research Scientist. His research interests are in the area of analog and mixed-signal ASIC Design (CMOS/BiCMOS/SOI) with applications in measurement, instrumentation, high-temperature applications, medical electronics and integrated sensors; low power/low voltage ASIC design; and computer-based electronic analysis and simulation.



Helge Rustad received the M.S. degree in telecommunications from the Norwegian Institute of Technology, Trondheim, Norway, in 1977.

He is currently a Senior Research Scientist with SINTEF Telecom and Informatics, Trondheim, Norway. He is working with low-level software, ASIC, and FPGA design.




Knut H. Riisnæs was born on June 11, 1961. He received the B.S. degree in electronic engineering from the Maharishi International University (MIU), Fairfield, IA, and the Master of International Management degree from Alcatel/IEC-Lyon, Lyon, France.

He was with Alcatel Norway from 1987 to 2000. In 2000, he joined IDEX ASA, Asker, Norway, where he was Technical Director. He is currently Technical Director with Thales Communications, Oslo, Norway.



Sigmund Clausen (M'02) received the M.S. degree in physics from the Norwegian Institute of Technology, Trondheim, Norway, in 1993, and the Ph.D. degree in nonlinear dynamics from the University of Oslo, Oslo, Norway, in 1998.

From 1998 to 2001, he was a Research Scientist in signal and image processing at SINTEF Electronics and Cybernetics in Oslo. He is currently Software Manager with IDEX ASA, a small company specializing in fingerprint technology in Asker, Norway.



Laurent Le Pailleur was born on June 9, 1965, in Bayeux, France. In 1989, he received the M.S. degree in electrical engineering from the Ecole Nationale d'Ingénieur, Caen, France. He also received the M.S. (DEA) degree in instrumentation and automation and the M.B.A. (DESS) degree from Caen University.

He has been working on mixed-signal video systems and imaging digital processors with Philips Semiconductors, Caen. In 1997, he joined STMicroelectronics, Grenoble, France, to develop

dedicated solutions for wireless and multimedia applications. His current interests are in the area of GSM/GPRS mobile phone platforms and wireless system partitioning.



Lars-Cyril Blystad (M'00) received the Cand. Scient. (M.Sc.) degree in physics in the area of electronics, measurement, and instrumentation from the University of Oslo, Oslo, Norway, in 2000.

Since 2000, he has been with SINTEF, Oslo, working with analog and mixed signals in the fields of fingerprint recognition and high-temperature ASIC design.



Jon B. Nysæther received the M.S. degree in physics from the Norwegian Institute of Technology, Trondheim, Norway, in 1992, and the Ph.D. degree in electronics and microsystems packaging from the University of Oslo, Oslo, Norway, in 1999.

From 1992 to 2001, he worked as a Research Scientist in packaging technology and silicon-based microsystems at SINTEF Electronics and Cybernetics, Oslo. He is currently in charge of fingerprint sensor design and packaging at IDEX ASA, Asker, Norway.



Hanne Grindvoll received the Cand. Scient. (M.Sc.) degree in physics in the area of electronics, measurement, and instrumentation from the University of Oslo, Oslo, Norway, in 1999.

Since 1999, she has been with SINTEF, Oslo, working with analog and mixed signals in the fields of fingerprint recognition and high-temperature ASIC design.



Mark Bauge was born in Poughkeepsie, NY, in 1969. He received the Eng. Dipl. degree from ESIEE Electronics School, Paris Marne La Vallée, France, in 1996.

He joined the STMicroelectronics Design Center, Grenoble, France, in 1996, where he collaborated in mixed-signal ASIC developments in the automotive and wireless telecommunication fields. His most recent work has focused on linear energy management design.



Rune Pedersen has worked with programming since 1991. He joined IDEX ASA, Asker, Norway, when the company was founded in 1996. He has worked with hardware, VHDL, and embedded programming, and has been in charge of the hardware department with IDEX for the past three years.



Robert Pezzani was born in June 1943, in Annecy, France. He graduated from the Ecole Nationale Supérieure des Arts et Metiers, France, in 1967.

He started his research activity with technology and system engineering in 1967 with high-power semiconductors. Currently with STMicroelectronics, Tours, France, his main fields of activity for technology, design, and application are in telecommunication with a focus on active and passive integration, and the System In Package package family. He has more than 40 patents filed.



David Kaire received the M.S. degree in mechanical and production engineering in 1997 from the Ecole Centrale de Nantes, Nantes, France.

From 1997 to 1999, he was with STMicroelectronics, Dallas, TX, working with the Flip-Chip process and biometrics sensors. Since 1999, he has been with STMicroelectronics, Grenoble, France, in charge of the Flip-Chip and System In Package package families.